April 5, 2004

APR 1 5 2004 To: Commissioner for

To: Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572 28 Davis Avenue Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/790,578 03/01/04

Peter Lee et al.

ARRAY ARCHITECTURE AND PROCESS FLOW OF NONVOLATILE MEMORY DEVICES FOR MASS STORAGE APPLICATIONS

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on April 12 , 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date System 4/12/04

AP-99-005BD

Atwood et al., "Intel Strata Flash TM Memory Technology Overview," Intel Technology Journal, 4th quarter 1997, pp.1-12, describes a stacked gate structure in which an ETOX process is used to produce a multiple level cell to store two bit in the same memory cell.

- U.S. Patent 5,828,600 to Kato et al., "Non-Volatile Semiconductor Memory," describes a nonvolatile semiconductor memory where the cells are a MOSFET with a floating gate and have low power, high speed and reduced cell area.
- U.S. Patent 5,095,344 to Harari, "Highly Compact EPROM and Flash EEPROM Devices," discloses a highly compact flash memory device using an intelligent programming technique to allow multiple bits to be stored in each cell and an intelligent erase program to extend the useful life of each cell.
- U.S. Patent 5,029,130 to Yeh, "Single Transistor Non-Volatile Electrically Alterable Semiconductor Memory Device," discloses a single transistor electrically programmable and erasable memory cell using a split gate which allows the control gate to control a portion of the channel and the floating gate to control the remaining portion of the channel.

AP-99-005BD

U.S. Patent 5,400,279 to Momodomi et al., "Nonvolatile Semiconductor Memory Device with NAND Cell Structure," discloses a nonvolatile memory device with a NAND cell structure.

Sincerely,

Stephen B. Ackerman,

Reg. No. 37761

	١													J11000	Lof	<u> </u>
	orm PTO-1449 Documentary (Concern) AP-99-005															-~
6 THEO	ON MATION DISCLOSURE CITATION ANALON OF THE PROPERTY OF THE P													10/79	0, S ⁻	18
LOR 1 5 200	IN AN APPLICATION APR 1 5 2004 By soveral shouls il necessary)										FHng Dan			Crow Mun		
Arn .		go 3	UVO	/DJ :	\$/104)(5 1: ——	Ino	cossay)		C, DV.	TENT DO		94			·
DODING	70	ocu	M ()		HOH	. n C	n	DATE U.S. PAT				ENT DOCUMENTS			71.	77 DATE
MUYT	╁╴	Τ	Γ	Γ	Γ		<u> </u>	1	 		1	,	CCTT	Mecri		NOPIULIC
	5	_[Н					10/27/9		Cato	et	<u>al.</u>	365	185.11	10/3	30/96
	5	4	0	0	2	7	9	3/21/95	<u>\</u>	Nomo	domi	et al.	365	185	5/3	16/93
	5	0	9	<u>S</u>	3	4	4	3/10/92		Hara	ari	·	357	23.5	6/	8/88
	5	0	2	9	$ \mathcal{L} $	3	0	7/2/91	ļ	Yel	۸	·····	365	185	1	22/90
	_			_		-	_									· · · · · · · · · · · · · · · · · · ·
	.			_		4										
	ļ	_		_	_	_	_	••								
	-	-		_	_	_	_									
	-	-		_	_	_	_			·····	·			_		-:
	<u> </u> -		_	_	_	_	_	'								
																
			.				-, -		ORE	IGN P	ATENT D	OCUMENTS		7		
	DOCUMENT NUMBER							OUTE CO			YATHUX		CUSS	SUBCLASS	YES	lution NO
		_				 -										
														-		
					-								····			
			_	-	- -	-										
		1							SHTC	R D.O.C	UMENTS	(Including Auth	or. Nw. D	ila, Portinorx P	'agos, Ele	c.)
-	1	1 -	Lu	<u> 10</u>	00	L		et al	,",	Inte	1 Str	ata Fla	ish -	Tm M.	omo	vy
	_	7	e	h	h	al	D c	340	vec	vier	3", I	ated Te	chne	logy	Tom	rnal,
}		U	FF	1		(لک	unto	~ 1	1997	, 80-	ata Fla atel Te 1-12,		ر <u>د</u> 		·
							O			•	, ,					
													·			
	-															
CKNINGE											DATE CON	יייייייייייייייייייייייייייייייייייייי				
Siva-iven											DVICCOM	DOTEU				
											<u></u>			, .		

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include convent for the conformance and not considered. Include convent this form with next communication to the analysis.